31 lines
1.3 KiB
Plaintext
31 lines
1.3 KiB
Plaintext
Architecture: aarch64
|
|
CPU op-mode(s): 32-bit, 64-bit
|
|
Byte Order: Little Endian
|
|
CPU(s): 16
|
|
On-line CPU(s) list: 0-15
|
|
Thread(s) per core: 1
|
|
Core(s) per socket: 2
|
|
Socket(s): 8
|
|
NUMA node(s): 1
|
|
Vendor ID: ARM
|
|
Model: 3
|
|
Model name: Cortex-A72
|
|
Stepping: r0p3
|
|
CPU max MHz: 2000.0000
|
|
CPU min MHz: 900.0000
|
|
BogoMIPS: 50.00
|
|
L1d cache: 512 KiB
|
|
L1i cache: 768 KiB
|
|
L2 cache: 8 MiB
|
|
NUMA node0 CPU(s): 0-15
|
|
Vulnerability Itlb multihit: Not affected
|
|
Vulnerability L1tf: Not affected
|
|
Vulnerability Mds: Not affected
|
|
Vulnerability Meltdown: Not affected
|
|
Vulnerability Spec store bypass: Not affected
|
|
Vulnerability Spectre v1: Mitigation; __user pointer sanitization
|
|
Vulnerability Spectre v2: Mitigation; Branch predictor hardening
|
|
Vulnerability Srbds: Not affected
|
|
Vulnerability Tsx async abort: Not affected
|
|
Flags: fp asimd evtstrm aes pmull sha1 sha2 crc32 cpuid
|