119 lines
6.8 KiB
Plaintext
119 lines
6.8 KiB
Plaintext
|
|
Device #1:
|
|
----------
|
|
|
|
Device type: ConnectX4LX
|
|
Name: N/A
|
|
Description: N/A
|
|
Device: 0e:00.0
|
|
|
|
Configurations: Next Boot
|
|
MEMIC_BAR_SIZE 0
|
|
MEMIC_SIZE_LIMIT _256KB(1)
|
|
ROCE_NEXT_PROTOCOL 254
|
|
NON_PREFETCHABLE_PF_BAR False(0)
|
|
NUM_PF_MSIX_VALID True(1)
|
|
NUM_OF_VFS 8
|
|
NUM_OF_PF 2
|
|
SRIOV_EN True(1)
|
|
PF_LOG_BAR_SIZE 5
|
|
VF_LOG_BAR_SIZE 0
|
|
NUM_PF_MSIX 63
|
|
NUM_VF_MSIX 11
|
|
INT_LOG_MAX_PAYLOAD_SIZE AUTOMATIC(0)
|
|
CQE_COMPRESSION AGGRESSIVE(1)
|
|
IP_OVER_VXLAN_EN False(0)
|
|
PCI_ATOMIC_MODE PCI_ATOMIC_DISABLED_EXT_ATOMIC_ENABLED(0)
|
|
LRO_LOG_TIMEOUT0 6
|
|
LRO_LOG_TIMEOUT1 7
|
|
LRO_LOG_TIMEOUT2 8
|
|
LRO_LOG_TIMEOUT3 12
|
|
LOG_DCR_HASH_TABLE_SIZE 14
|
|
DCR_LIFO_SIZE 16384
|
|
ROCE_CC_PRIO_MASK_P1 255
|
|
ROCE_CC_PRIO_MASK_P2 255
|
|
CLAMP_TGT_RATE_AFTER_TIME_INC_P1 True(1)
|
|
CLAMP_TGT_RATE_P1 False(0)
|
|
RPG_TIME_RESET_P1 300
|
|
RPG_BYTE_RESET_P1 32767
|
|
RPG_THRESHOLD_P1 1
|
|
RPG_MAX_RATE_P1 0
|
|
RPG_AI_RATE_P1 5
|
|
RPG_HAI_RATE_P1 50
|
|
RPG_GD_P1 11
|
|
RPG_MIN_DEC_FAC_P1 50
|
|
RPG_MIN_RATE_P1 1
|
|
RATE_TO_SET_ON_FIRST_CNP_P1 0
|
|
DCE_TCP_G_P1 1019
|
|
DCE_TCP_RTT_P1 1
|
|
RATE_REDUCE_MONITOR_PERIOD_P1 4
|
|
INITIAL_ALPHA_VALUE_P1 1023
|
|
MIN_TIME_BETWEEN_CNPS_P1 0
|
|
CNP_802P_PRIO_P1 6
|
|
CNP_DSCP_P1 48
|
|
CLAMP_TGT_RATE_AFTER_TIME_INC_P2 True(1)
|
|
CLAMP_TGT_RATE_P2 False(0)
|
|
RPG_TIME_RESET_P2 300
|
|
RPG_BYTE_RESET_P2 32767
|
|
RPG_THRESHOLD_P2 1
|
|
RPG_MAX_RATE_P2 0
|
|
RPG_AI_RATE_P2 5
|
|
RPG_HAI_RATE_P2 50
|
|
RPG_GD_P2 11
|
|
RPG_MIN_DEC_FAC_P2 50
|
|
RPG_MIN_RATE_P2 1
|
|
RATE_TO_SET_ON_FIRST_CNP_P2 0
|
|
DCE_TCP_G_P2 1019
|
|
DCE_TCP_RTT_P2 1
|
|
RATE_REDUCE_MONITOR_PERIOD_P2 4
|
|
INITIAL_ALPHA_VALUE_P2 1023
|
|
MIN_TIME_BETWEEN_CNPS_P2 0
|
|
CNP_802P_PRIO_P2 6
|
|
CNP_DSCP_P2 48
|
|
LLDP_NB_DCBX_P1 False(0)
|
|
LLDP_NB_RX_MODE_P1 OFF(0)
|
|
LLDP_NB_TX_MODE_P1 OFF(0)
|
|
LLDP_NB_DCBX_P2 False(0)
|
|
LLDP_NB_RX_MODE_P2 OFF(0)
|
|
LLDP_NB_TX_MODE_P2 OFF(0)
|
|
DCBX_IEEE_P1 True(1)
|
|
DCBX_CEE_P1 True(1)
|
|
DCBX_WILLING_P1 True(1)
|
|
DCBX_IEEE_P2 True(1)
|
|
DCBX_CEE_P2 True(1)
|
|
DCBX_WILLING_P2 True(1)
|
|
KEEP_ETH_LINK_UP_P1 True(1)
|
|
KEEP_IB_LINK_UP_P1 False(0)
|
|
KEEP_LINK_UP_ON_BOOT_P1 False(0)
|
|
KEEP_LINK_UP_ON_STANDBY_P1 False(0)
|
|
KEEP_ETH_LINK_UP_P2 True(1)
|
|
KEEP_IB_LINK_UP_P2 False(0)
|
|
KEEP_LINK_UP_ON_BOOT_P2 False(0)
|
|
KEEP_LINK_UP_ON_STANDBY_P2 False(0)
|
|
NUM_OF_VL_P1 _4_VLs(3)
|
|
NUM_OF_TC_P1 _8_TCs(0)
|
|
NUM_OF_PFC_P1 8
|
|
NUM_OF_VL_P2 _4_VLs(3)
|
|
NUM_OF_TC_P2 _8_TCs(0)
|
|
NUM_OF_PFC_P2 8
|
|
DUP_MAC_ACTION_P1 LAST_CFG(0)
|
|
SRIOV_IB_ROUTING_MODE_P1 GID(0)
|
|
IB_ROUTING_MODE_P1 LID(1)
|
|
DUP_MAC_ACTION_P2 LAST_CFG(0)
|
|
SRIOV_IB_ROUTING_MODE_P2 GID(0)
|
|
IB_ROUTING_MODE_P2 LID(1)
|
|
MULTI_PORT_VHCA_EN False(0)
|
|
PORT_OWNER True(1)
|
|
ALLOW_RD_COUNTERS True(1)
|
|
RENEG_ON_CHANGE True(1)
|
|
TRACER_ENABLE False(0)
|
|
IP_VER IPv4(0)
|
|
BOOT_UNDI_NETWORK_WAIT 0
|
|
UEFI_HII_EN True(1)
|
|
BOOT_VLAN 1
|
|
LEGACY_BOOT_PROTOCOL PXE(1)
|
|
BOOT_LACP_DIS False(0)
|
|
BOOT_VLAN_EN False(0)
|
|
BOOT_PKEY 0
|
|
ADVANCED_PCI_SETTINGS False(0)
|